High-aspect-ratio Metal-polymer Composite Structures For Nano Interconnects by Aggarwal, Ankur et al.
c12) United States Patent 
Aggarwal et al. 
(54) HIGH-ASPECT-RATIO METAL-POLYMER 
COMPOSITE STRUCTURES FOR NANO 
INTERCONNECTS 
(75) Inventors: Ankur Aggarwal, Smyrna, GA (US); 
Pulugurtha Markondeya Raj, Atlanta, 
GA (US); Rao R. Tummala, Stone 
Mountain, GA (US) 
(73) Assignee: Georgia Tech Research Corporation, 
Atlanta, GA (US) 
( *) Notice: Subject to any disclaimer, the term ofthis 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 46 days. 
(21) Appl. No.: 11/845,384 
(22) Filed: Aug. 27, 2007 
(65) Prior Publication Data 
US 2008/0136035 Al Jun. 12,2008 
Related U.S. Application Data 
(62) Division of application No. 11/032,301, filed on Jan. 
10, 2005, now Pat. No. 7,262,075. 
(60) Provisional application No. 60/534,876, filed on Jan. 
8, 2004. 
(51) Int. Cl. 
HOJL 23148 (2006.01) 
(52) U.S. Cl. ................................. 2571762; 257/E23.01 
(58) Field of Classification Search ................. 257/773, 
(56) 
257/E21.575, E21.627, E21.641 
See application file for complete search history. 
References Cited 
U.S. PATENT DOCUMENTS 
6,165,629 A 12/2000 Sachdev et al. 
6,286,226 Bl 9/2001 Jin 
6,340,822 Bl 1/2002 Brown eta!. 
6,465,132 Bl 10/2002 Jin 
6,477,225 Bl 1112002 Morales et al. 
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
US007557448B2 
(10) Patent No.: US 7,557,448 B2 
Jul. 7, 2009 (45) Date of Patent: 
6,692,680 B2 
6,919,164 B2 
7,262,075 B2 
212004 Lee et al. 
7/2005 Lavallee et al. 
8/2007 Aggarwal et al. 
2001/0020549 Al* 9/2001 Horiuchi et al. ............. 174/263 
(Continued) 
OTHER PUBLICATIONS 
Schietz, Jakob and Jacobson, Karsten; A mximum in Strength of 
Nanocrystaline Copper; Science Magizine; vol. 301, Sep. 5, 2003; 
pp. 1357-1359.* 
(Continued) 
Primary Examiner-Sue Purvis 
Assistant Examiner-Krista Soderholm 
(74) Attorney, Agent, or Firm-Troutman Sanders; James 
Hunt Yancey, Jr.; RyanA. Schneider 
(57) ABSTRACT 
A low-temperature process that combines high-aspect-ratio 
polymer structures with electroless copper plating to create 
laterally compliant MEMS structures. These structures can be 
used as IC-package interconnects that can lead to reliable, 
low-cost and high-performance nano wafer-level packaging. 
High-aspect-ratio low CTE polyimide structures with low 
stress, high toughness and strength were fabricated using 
plasma etching. The dry etching process was tuned to yield a 
wall angle above 80 degrees leading to an aspect ratio higher 
than 4. The etching process also leads to roughened sidewalls 
for selective electroless plating on the sidewalls of the poly-
mer structures. These fabricated structures show reduction in 
the stresses at the interfaces and superior reliability as IC-
package nano interconnects. Metal-coated polymer struc-
tures from MEMS fabrication techniques can provide low-
cost high-performance solutions for wafer-level-packaging. 
Other embodiments are also claimed and described. 
20 Claims, 9 Drawing Sheets 
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HIGH-ASPECT-RATIO METAL-POLYMER 
COMPOSITE STRUCTURES FOR NANO 
INTERCONNECTS 
BENEFIT CLAIMS TO PRIOR APPLICATIONS 
This application is a divisional application of U.S. appli-
cation Ser. No. 11/032,301, filed 10 Jan. 2005, now U.S. Pat. 
No. 7,262,075, which claims priority to and the benefit of 
U.S. Provisional Application No. 60/534,S76, filed S Jan. 
2004. Each of these patent applications is hereby incorpo-
rated by reference as if fully set forth below. 
GOVERNMENT INTERESTS 
The present invention was made with government support 
by the National Science Foundation (NSF) through the NSF 
ERC in Electronic Packaging (EEC-9402723). The Govern-
ment has certain rights in this invention. 
FIELD OF THE INVENTION 
The present invention is generally related to fabricating 
compliant polymer coated interconnects for nano wafer level 
packaging, and more specifically related to a fabrication and 
material scheme for low-stress interconnects using low-stiff-
ness and low-CTE polymers for wafer-level interconnects 
and packaging. 
BACKGROUND OF THE INVENTION 
2 
ity and reliability of assembled wafer level packages. The 
design of compliant interconnects is of critical importance in 
optimizing their electrical and mechanical characteristics. 
These characteristics are intrinsically linked and both depend 
on the geometry of the structures and the properties of the 
materials used. 
As previously noted, conventional compliant interconnect 
approaches have very complicated processing steps [2] and 
the electrical properties are generally compromised to 
10 achieve the mechanical performance [3]. Achieving compli-
ance with simple metallic structures is difficult because of 
their inherently high stiffness.Advanced polymers with ultra-
low stiffness (on the orderof0.5 GPa) and Simatched CTE (3 
ppm/° C.) are now being synthesized for onchip interconnect 
15 and packaging applications. These polymers have 100-200 
times lower stiffness than most metals, making it far easier to 
achieve compliance even with straight and short structures. 
Conductivity can be achieved with a metal coating on the 
polymer surface. Due to the skin effect, as long as the metal 
20 coating is large in thickness compared with the skin depth at 
the operating frequencies of interest, there is little to no deg-
radation in electrical performance in polymer core structures 
compared to metallic structures. 
Therefore, it can be seen that a need yet exists for an 
25 interconnect that can provide improved electrical perfor-
mance while lowering the stresses at the interfaces by orders 
of magnitude. It is to such a structure, being a high-aspect-
ratio metal-coated polymer structure, that the present inven-
tion is primarily directed. These polymer-based structures 
30 can also simplify the processing steps and result in tremen-
dous cost reductions. 
REFERENCES 
[1] International Technology Roadmap for Semiconduc-
tors-Assembly and packaging (2003 edition); http://public-
.itrs.net/Files/2003ITRS/Home2003.htm 
There are three main drivers for IC to package or board 
interconnects: high speed, unlimited I/O connections, and 
reparability. Compliant structures are essential to provide the 
interconnect reliability in fine-pitch wafer-level packaging. 35 
Yet, conventional approaches for interconnects, such as 
reflowed and electroplated solder interconnects, are limited in 
terms of either pitch or electrical properties. For example, 
solder bumps can only give thick (>50 micron interconnects) 
along with serious reliability problems. 
[2] Muhannid Bakir, James Meindl et al., "Sea-of-lead 
ultrahigh density compliant wafer-level-packaging technol-
40 ogy", Proceedings, Electronic Components and Technology 
Conference, IEEE Piscataway, pp. 10S7-1094. Yet, with finer pitch, there is a large increase in the stresses 
at interconnect joints. Conventional compliant interconnect 
approaches to overcome this issue have complicated process-
ing steps and the electrical properties are generally compro-
mised to achieve the mechanical performance. These prior art 45 
attempts come with high cost and lengthy processing steps. 
For example, pure metallic interconnects or interconnects, 
even from newer materials such as carbon nanotubes, can 
result in higher interfacial shear and peeling stresses that also 
affect the mechanical reliability. 50 
Known high-aspect-ratio structures concentrate on electro-
plating through micro-machined SUS or other photoresist 
molds. Though SUS can result in high-aspect-ratio structures, 
[3] Lunyu Ma, Qi Zhu and Suresh Sitaramanm; "J 
-Springs-Innovative Compliant Interconnects for Next-
Generation Packaging", Proceedings, Electronic Compo-
nents and Technology Conference, IEEE Piscataway, pp. 
1359-1365. 
SUMMARY OF THE INVENTION 
Briefly described, in a preferred form, the present invention 
provides an optimum solution for high I/O microprocessor 
packages with very fine pitches and extremely high mechani-
cal reliability and electrical performance at low costs. The 
invention presents a low-temperature process that combines it does not have good mechanical properties to fabricate reli-
able MEMS structures. 
Decreasing I/O pitch is one of the key technological barri-
55 high-aspect-ratio polymer structures with electroless copper/ 
nickel plating to fabricate compliant polymer coated inter-
connects for nano wafer level packaging. The invention uti-
lizes low cost materials and processes with a fairly simplified 
geometry, while retaining preferable mechanical and electri-
ers identified by the 2003 International Technology Roadmap 
for Semiconductors (ITRS) [1]. Downscaling traditional sol-
der bump interconnect will not satisfy the thermo-mechanical 
reliability requirements at very fine pitches of the order of30 
microns and less. Recently, MEMS-based compliant metallic 
structures are being widely explored for reliable and high I/O 
density chip-package interconnections [2-3]. The lateral 
compliance of such interconnects can easily accommodate 
the displacement caused by the CTE mismatch. These inter- 65 
connects can deform elastically in response to thermal or 
mechanical loads, thereby potentially increasing the testabil-
60 cal performance. 
Ultra low stiffness metal-coated polymer interconnects of 
the present invention provide the required compliance with-
out achieving complicated geometries that damage the elec-
trical performance of interconnects. 
While polymers like SUS are unsuitable, low CTE poly-
mers that are compatible (CTE-matched) with board and IC 
and low-stiffness polymers that can act as stress-buffers (and 
US 7,557,448 B2 
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thus induce minimal stresses at the interfaces and joints) are 
advantageous. CTE-high strength polyimides and low-stiff-
ness polynorbornene are preferable polymers for the present 
application. These polymers also limit or eliminate the geom-
etry restrictions (high-aspect-ratio), and hence will not com-
prise the electrical performance. 
In preferred embodiments, the polymer has a stiffness less 
than approximately 1 GPa, as compared to other metallic 
interconnects with stiffness of 100 GPa, hence lowering the 
interfacial stress by several orders of magnitude. 
4 
FIG. 9 illustrates the large area fabrication of metal coated 
polymer structures with a pitch of 20 microns, a diameter of 
10 microns, and a height of 50 microns. 
DETAILED DESCRIPTION OF A PREFERRED 
EMBODIMENT 
Referring now in detail to the figures, wherein like refer-
ence numerals represent like parts throughout the several 
10 views, FIG. 1 shows the interfacial shear stresses at joints as 
a function of pitch using different interconnect materials, 
including polymers, solder, copper and carbon nanotube. 
Polymer interconnects present lowest stresses at the joints. 
The present invention comprises the processing of high-
aspect-ratio (for example, 1:5; 4 micron wide and 20 micron 
tall; with S micron pitch) metal-coated polymer structures 
that can provide the electrical and mechanical performance 
required of interconnects, while lowering the stresses at the 15 
interfaces by several orders. 
The stresses were computed by modeling the IC-board inter-
connects using elastic beam theory [4]. 
FIG. 2 shows the variation of stresses with height of the 
interconnects when the interconnect diameter is kept con-
stant. It can be seen that the use oflow stiffness interconnects 
can lower the stresses at the interface to within the elastic limit 
and increase the reliability even with vertical structures with 
a nominal aspect ratio of3-4 that are easiest to fabricate and 
provide excellent electrical properties. 
Electroless copper adhesion to untreated polymers is typi-
cally poor due to the original smooth polymer surface. To 
achieve sufficient adhesion, chemical treatment is generally 
used because of its simplicity and low cost. While a Cr layer 
is typically used to improve the adhesion strengths in sput-
tering processes (complemented with oxygen plasma treat-
ment to increase the reactivity of Cr, resulting in metal oxide 
with higher peel strengths [5]), surface roughening tech-
niques are usually employed for direct copper electroless 
plating. Though permanganate etching is used for its low cost, 
oxygen plasma etching is also known to induce comparable 
surface roughening, more than that achieved from ion etching 
In one embodiment, a commercial high-temperature 
polynorbornene-based thermosetting polymer with ultra low 
stiffness (approximately 0.5 GPa) that can act as a stress 
buffer is used for the metal-coated polymer interconnect for 20 
nano wafer-level packaging applications. The micro-machin-
ing is done with plasma reactive ion etching. The etching 
conditions (Oxygen/fluorine ratio, pressure, power) are opti-
mized to get the required high-aspect-ratio geometry, side 
wall definition while maintaining the rough-surfaces suitable 25 
for subsequent electroless plating and minimal residue for-
mation in between the 3-5 micron structures. For example, 
while PI 2611 is a superior polymer for the present applica-
tion, it is not available in photodefinable form. In such cases, 
dry plasma etching can achieve the required polymer aspect 30 
ratios. Electroless plating selectively occurs on the roughened 
polymeric surface because of specific catalyst interaction 
with the polymers. The dry etching results in a wall angle of 
approximately SO degrees, and can lead to an aspect ratio 
higher than 4. 35 [ 6]. Hong et al. report that the adhesion strengths of copper on 
epoxies are 2.7 N/mm2 , 4.2 N/mm2 and S.S N/mm2 with bare 
copper, Cr adhesive layer and plasma roughening, respec-
tively [7]. Adhesion strengths achieved with electroless plat-
The etching process also leads to roughened side walls that 
can give selective electroless plating on the side walls of the 
polymer structures. 
Fine pitch chip-package interconnections of the present 
invention can be achieved with electro less nickel-plating ( ap- 40 
proximately 1 micron) on the roughened polymeric surface. 
ing on permanganate-etched epoxies are found to be 9.5-10 
N/mm2 ; almost approaching that oflaminated copper. 
The adhesion strength of electroless copper with epoxy 
depends on the extent of mechanical interlocking and thereby 
the surface morphology of epoxy plays an important role in 
defining the adhesion. Micron level anchoring structures are 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a graph illustrating the role ofinterconnect modu-
lus on interfacial shear stresses. 
FIG. 2 is a graph illustrating the role of high-aspect-ratio in 
lowering the interfacial stresses in polymer interconnects. 
FIG. 3 is a process flow of a fabrication method of metal-
coated polymer interconnects. 
FIG. 4 is a comparison of surface roughening from dry 
etched structures (left) to photo-defined structures followed 
by etching (right). 
FIG. 5 illustrates thepolyimide structures afterdry etching, 
which leads to a "grassy" residue between the structures that 
can be removed easily by ultrasonic cleaning. 
FIG. 6 illustrates the high-aspect-ratio polyimide struc-
tures after dry etching and ultrasonic cleaning. 
FIG. 7 illustrates metal coated polymer structures with 
copper electroless plating on the sidewalls. 
FIG. 8 illustrates metal coated polymer structures with a 
pitch of20 microns, a diameter of 10 microns, and a height of 
25 microns. 
45 shown to provide the best adhesion. Conventional epoxies are 
frequently blended with a soluble (imidazole Vs Amine hard-
ner) or removable filler (silica) to achieve the required sub-
micron to micron range topography that improves the adhe-
sion [S]. In testing, Oxygen/Fluorocarbon plasma or 
50 conventional permanganate wet etching treatment did not 
create enough roughening of the SUS. Insufficient sidewall 
roughening resulted in poor adhesion and possible delamina-
tion of plating on the sidewalls. 
SUS is a brittle polymer with tensile strength and elonga-
55 tion to failure typically reported as 40-50 MPa and 5% as 
compared to other conventional epoxies (SO MPa, S%) or 
polyimide (200-300 MPa, 12% ). Because ofits high strength, 
polyimide can be a more reliable mechanical structure. It 
becomes a logical choice to select a polymer material that has 
60 sufficient strength for high mechanical reliability as well as 
should have good adhesion with the electro less plated copper. 
Thus, polynorbornene (0.5 GPa modulus) and polyimide (3 
ppm/C CTE) were selected for testing. 
High-aspect-ratio structures with far higher toughness and 
65 strength were fabricated as shown in the process flow in FIG. 
3. Micro machining of polymer coating is carried out with dry 
plasma etching that leads to the required surface roughening. 
US 7,557,448 B2 
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A typical optical micrograph of dry etched polymeric struc-
tures in comparison with photo-defined SUS followed by 
plasma etching is shown in FIG. 4. The etching conditions 
(Oxygen/fluorine ratio, pressure, power) can be optimized to 
get the required high-aspect-ratio geometry and sidewall defi-
nition while maintaining the rough-surfaces suitable for sub-
sequent electroless plating. In testing, electroless plating 
selectively occurs on the roughened polymeric surface 
because of specific catalyst interaction with the roughened 
polymers. Dry etching typically leads to "grass effect" as 10 
discussed by Li and Hess [9]. A subsequent ultrasonication 
step can clean the structures effectively. FIGS. 5 and 6 show 
the polymer structures before and after ultrasonic cleaning. 
Electroless plating involves reduction of complexed cop-
per ions using formaldehyde in aqueous solution. It has sev- 15 
era! advantages over electroplating because of its excellent 
selectivity, excellent conformability and does not require 
direct electrical contact. Electroless copper adhesion to 
untreated epoxy is typically poor due to the original smooth 
polymer surface. To achieve sufficient adhesion, chemical 20 
treatment is generally used because of its simplicity and low 
cost. 
The steps involved in electroless plating are briefly sum-
marized as: 
6 
improve uniformity. This effect of pressure on uniformity is 
stronger at higher powers where the depletion effect is 
greater. 
An electroless process was then used to deposit nano struc-
tured copper film on the polymer structures without an exter-
nal power source. The incorporation of additives requires 
careful control of the plating solution, selection of reducing 
agents and control over processing conditions. The copper 
grain size was of the order of 20-30 nm. Uniform metal 
deposition and constant plating rate are maintained by rigid 
control of pH and concentration of chemicals in the stabilized 
plating bath. Since the plating process is strictly chemical, it 
evenly coats the surface of polymer structures (FIG. 7). 
Large-area fabrication of these metal coated polymer inter-
connect structures are shown in FIGS. 8 and 9. 
The advantages of getting fine pitch interconnects can be 
availed by having an elegant bonding method with nanodi-
mensional bonding interfaces. Lead-free solder films formed 
from electroless plating can be used to bond these intercon-
nects with the copper pads on the substrate [10]. This tech-
nology can be easily downscaled to any geometry and there-
fore is a promising solution to address future I/O 
requirements. 
As previously discussed, metallic structures are widely 
1. Swell: Diethylene glycol and n-butyl ether-deans, 
conditions and activates surfaces, making them more suscep-
tible to subsequent etching. 
2. Etch: Alakaline permanganate treatment to selectively 
remove materials. 
25 being used for various MEMS and interconnect applications 
though they show severe limitations in performance and reli-
ability. The present invention provides a metal-polymer com-
posite structures to replace metallic structures for IC-package 
interconnects. Analytical modeling was used to show the 
3. Neutralize: p-toluene sulphonic acid to clean the surface 
from permanganate residues. 
4. Predip/Catalyst: Tin/palladium chloride to seed non-
conductive surfaces for uniform and complete deposition of 
copper. 
30 advantages of such composite structures. High-aspect-ratio 
copper-coated polyimide structures can be fabricated from 
plasma etching and electroless copper plating. Side-wall 
adhesion of metal to the polymer and polymer adhesion to the 
underlying substrates are critical for processing of metal-
5. Electroless plate: Typically comprises a source of copper 
ions (copper sulfate), an active reducing agent (formalde-
hyde), sodium hydroxide, a complexing agent such as EDTA 
(Ethylene Diamine Tetra Acetic Acid). The plating rate is 
typically 5 microns/hr at 45 C. The molds were electroless-
plated with copper to thickness greater than 2 microns. 
35 coated polymers. While photodefinable polymers can sim-
plify the processing cost, dry plasma etching process can give 
more flexibility in the selection of polymers. Metal polymer 
composite structures are also suitable for several other appli-
cations like tunable capacitors for MEMS based RF compo-
A typical high-aspect-ratio low CTE (3 ppm/C) polyimide 
structure with an aspect ratio more than 4 is shown in FIG. 4. 
The dry etching results in a wall angle close to 80 degrees and 
can lead to an aspect ratio greaterthan 4. The etching process 
also leads to roughened sidewalls that can give selective elec-
tro less plating on the sidewalls of the polymer structures 
(FIG. 7). 
40 nents. Similar structures for high Q inductors [11] are being 
recognized. 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
modifications, additions, and deletions can be made therein 
45 without departing from the spirit and scope of the invention 
and its equivalents, as set forth in the following claims. 
Li and Hess report that higher powers in reactive ion etch-
ing resulted in increased generation of reactive radicals and 
therefore greater etching [9]. Higher power also causes 50 
greater acceleration of ions leading to more physical sputter-
ing. Hence, the overall etch rate is a strong function of power. 
Pressure has two opposing effects on etch rate. As the pres-
sure is decreased, the DC bias increases which increases the 
etch rate by increased sputtering. On the other hand, the 55 
density of radicals and ions is less at lower pressures which 
leads to lower etch rates. 
It was also observed that conditions that promote high etch 
rates also result in worse uniformity [9]. The etch rate is 
always higher at the wafer edge and gradually decreases 60 
toward the center indicating a local gas phase depletion effect. 
Since the uniformity improves with increasing flow, deple-
tion of Fluoride radicals must be the limiting factor for uni-
formity. In general, higher powers and the corresponding 
higher etch rates cause greater depletion and hence worse 65 
uniformity. Lower pressure and the corresponding higher gas 
velocity reduce gas phase depletion effects and hence 
REFERENCES 
[4] Vandevelde, B., Christians, F., Beyne, E., Roggen, J. 
Peeters, J., Allaert, K., Vandepitte, D., Bergmans, J., "Ther-
momechanical models for leadless solder interconnections" 
IEEE Transactions on Flip chip assemblies components, 
Packaging, and Manufacturing Technology, Part A, Volume: 
21, Issue: 1, March 1998. 
[ 5] Lara J. Martin, "Study on metal adhesion mechanisms 
in high density interconnect Printed Circuit Boards", Pro-
ceedings-Electronic Components and Technology Confer-
ence, IEEE Piscataway, N.J., USA, pp. 549-557. 
[6] J. Ge, R. Tuominen and J. K. Kivilahti, "Adhesion 
between photosensitive epoxy and electro less copper", Adhe-
sive Joining and Coating Technology in Electronics Manu-
facturing, 2000. Proceedings., 4th International Conference 
on 18-21 Jun. 2000 pp. 248-252. 
[7] G. Sarkar and B. H. Kong, "Adhesion of sputtered 
copper to photosensitive epoxies", J. Mater. Sci., V. 18, 12, 
1999. 
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[8] Fuhan Liu, Venky Sundaram, Ankur 0. Aggarwal, 
George White, Dean Sutter, Rao Tummala, "Micro-Board 
Teclmology Development at the Packaging Research Cen-
ter", Proc. of International Conference of Electronic Packag-
ing, pp. 187-192, Apr. 16-18, 2003, Tokyo, Japan. 
[9] Yiming Li and Dennis Hess, "Plasma etching of thick 
polynorbomene layers for electronic packaging applica-
tions", Journal of Vacuum Science and Technology B: Micro-
electronics and Nanometer Structures, v 20, n 5, 2002, pp. 
2007-2012. 
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the polymer material having a pattern to provide a plurality 
of polymer columns, wherein the polymer columns are 
created by etching, and wherein the polymer colunms 
have outer surfaces; 
the outer surfaces of the polymer colunms further compris-
ing a plurality of anchoring elements formed on the 
outer surfaces, wherein the anchoring elements are cre-
ated by at least one of physical or chemical roughening; 
the polymer colunms coated with metal so that the metal 
attaches to at least a portion of the plurality of anchoring 
elements; and 
the metal coated polymer colunms disposed between the 
base wafer and another surface so that electrical nano 
interconnections are formed between the base wafer and 
another surface to form part of an IC-package. 
10. The structure of claim 9, wherein the polymer material 
comprises at least one of polyimide or polynorbomene. 
[11] Ryong-Kyu Yoon, Jin Woo Park and Mark Allen, 
"RFMEMS based on epoxy core conductors", Solid State 
Sensors, Actuators and Microsystems Workshop, Hilton Head 
Island, S.C., Jun. 2-6, 2002, pp. 374-375. 
11. The structure of claim 9, wherein the polymer material 
is etched with dry plasma, and wherein dry plasma etching 
20 provides roughened side walls of the polymer colunms. 
We claim: 
1. A nano interconnect structure to connect an integrated 
circuit to a substrate, the structure comprising: 
12. The structure of claim 9, wherein the metal is copper. 
13. The structure of claim 9, wherein the polymer colunms 
are coated with metal by direct copper electroless plating, and 
wherein the roughened side walls aid in the adhesion of the a polymer material having a stiffness less than approxi-
mately 1 GPa; 25 copper. 
the polymer material having a pattern to provide a plurality 
of polymer colunms, each defining an outer surface, the 
polymer material comprising at least one of polyimide 
or polynorbornene; 
30 
the outer surfaces of the polymer colunms further compris-
ing a plurality of anchoring elements formed on the 
outer surfaces; and 
the polymer colunms coated with metal such that the metal 
attaches to at least a portion of the anchoring elements 35 
formed on the outer surfaces so that a plurality of nano 
interconnections are formed. 
2. The structure of claim 1, wherein the wall angle of the 
metal coated polymer colunms is greater than approximately 
80 degrees. 
3. The structure of claim 1, wherein the pattern is etched by 
dry plasma. 
40 
14. The structure of claim 9, wherein the resultant metal 
coated polymer colunms have an aspect ratio of greater than 
approximately 4. 
15. A nano interconnect structure to connect an integrated 
circuit to a substrate, the structure comprising: 
a plurality of polymer colunms, each defining an outer 
surface; 
a plurality of anchoring elements disposed on at least a 
portion of the outer surfaces of the polymer colunms; 
and 
the polymer colunms coated with metal such that the metal 
attaches to at least a portion of the anchoring elements 
formed on the outer surfaces so that a plurality of nano 
interconnections are formed. 
16. The nano interconnect structure of claim 15, wherein 
the polymer material has a stiffness less than approximately 1 
GPa. 
4. The structure of claim 1, wherein the metal is copper. 
5. The structure of claim 1, wherein the polymer colunms 
are coated with metal by electroless plating. 
17. The nano interconnect structure of claim 15, wherein 
the metal coated polymer colunms have an aspect ratio of 
45 greater than approximately 4. 
6. The structure of claim 1, wherein the polymer colunms 
are coated with metal by direct copper electroless plating. 
7. The structure of claim 1, wherein the grain size of the 
copper is between approximately 20-30 nm. 
8. The structure of claim 1, wherein the resultant metal 50 
coated polymer colunms have an aspect ratio of greater than 
approximately 4. 
9. An electrical nano interconnection structure to connect a 
base wafer to another surface to form part of an IC-package, 
the structure comprising: 55 
a base wafer coated with a polymer material having a 
stiffness less than approximately 1 GPa; 
18. The nano interconnect structure of claim 15, wherein 
the metal coated polymer colunms are disposed between two 
spaced apart surfaces so that electrical nano interconnections 
are formed between the surfaces to form part of an IC-pack-
age. 
19. The nano interconnect structure of claim 15, wherein 
the anchoring elements are created by at least one of physical 
and chemical roughening of the polymer colunms. 
20. The structure of claim 15, wherein the polymer material 
is etched with dry plasma, and wherein dry plasma etching 
provides roughened side walls of the polymer colunms. 
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